Implementation of a pulse-holding Time-to-Digital Converter on an FPGA | IEEE Conference Publication | IEEE Xplore