



Kushnerov A, Liang TJP, Yakovlev A. <u>Multiphase ternary Fibonacci 2D</u> <u>switched capacitor converters</u>. In: 2017 European Conference on Circuit Theory and Design (ECCTD). 2017, Catania, Italy: IEEE.

Copyright:

© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Link to paper:

http://ieeexplore.ieee.org/document/8093316/

Date deposited:

08/11/2017

Multiphase Ternary Fibonacci 2D Switched Capacitor Converters

Alexander Kushnerov^{*}, Tsorng-Juu (Peter) Liang¹ and Alexandre Yakovlev²

¹Department of Electrical Engineering, National Cheng-Kung University, Taiwan ²School of Electrical and Electronic Engineering, Newcastle University, UK *Email: <u>kushnero@gmail.com</u>

Abstract—The paper proposes a method to use the Fibonacci numbers with odd and even indices for synthesis of switched capacitor converters (SCCs) with multiphase control. As in the previously developed method using high-radix positional numeral systems, the capacitors in the proposed method can be connected in parallel. For this purpose, a special two-dimensional (2D) array of switches is introduced. Thus, all the available earlier target voltages as well as those defined by the Fibonacci numbers with odd and even indices, can be obtained using the same array of switches. Owing to small distance between the neighboring target voltages, the total SCC efficiency can be increased. The theoretical results were verified by simulations.

Keywords—Charge pump, efficiency, signed-digit number system, switched capacitor converter, topology.

I. INTRODUCTION

Switched capacitor converters (SCCs) are favored in some applications due to low EMI and compatibility with integrated circuit technology. It is known that SCCs exhibit high efficiency only when their output voltage, V_o , is close to the target voltage, $V_{TRG} = MV_{in}$, where M is the no-load conversion ratio. When a SCC is loaded, the capacitors are cyclically recharged by the current through the switches. This current defines the so-called conduction losses [1], [2], which are modeled by an equivalent resistance, R_{eq} , as shown in Fig. 1. Thus, a high efficiency is provided only in the case if R_{eq} value is small. To regulate V_o , one can adjust R_{eq} , while M takes only discrete values.

The name "multiphase SCCs" presumes that these converters have a large number of degrees of freedom. The idea of this paper is to use the available degrees of freedom to increase the total SCC efficiency. Architecturally, the multiphase SCCs can be divided into two classes. In the first one, the flying capacitors are always connected in series by a one-dimensional (1D) array of switches. The 1D class is represented by two different binary SCCs [3], [4] and the generalized Fibonacci SCC [5]. In the second class, groups of the flying capacitors or the capacitors themselves are connected in series and in parallel. All the necessary connections are provided by a two-dimensional (2D) array of switches. Note that some combinations available in a 1D array can be not available in a 2D array. The 2D class is represented by the Capacitive Transposed Series-Parallel (GTSP) topology [6], the so-called GFN based SCCs [3], [7] and the binary-ternary SCC [8]. It should be noted that for the GFN based SCCs a special 2D array of switches has never designed. Theoretically, 4 flying capacitors in this SCC allow obtaining 17 different conversions ratios. Thus, the total efficiency will have 17 peaks as shown by solid line in Fig. 2. The objective of this paper is to introduce additional conversion ratios to the GFN based SCC. To this end a new signed-digit number system with high redundancy is used. The dashed line in Fig. 2 shows the additional peaks of efficiency. It should be noted that some conversion ratios can be obtained in different ways and therefore the same peak may have different height.

II. SIGNED TERNARY FIBONACCI (STF) REPRESENTATIONS

For the initial values $F_{-1} = 1$ and $F_0 = 0$ the Fibonacci numbers are defined as:

$$F_i = F_{i-1} + F_{i-2} \tag{1}$$

First eight Fibonacci numbers are given in Table I.

1	Table I: F_i for $i = 1 \dots 8$.											
	i	1	2	3	4	5	6	7	8			
	$\overline{F_i}$	1	1	2	3	5	8	13	21			

Let us denote by α and β the cases when only odd or only even indices are used. Any natural number $N_n^{\alpha} \in [0, F_{2n-1}]$ or $N_n^{\beta} \in [0, F_{2n}]$ with a resolution n can be represented as a sum of the Fibonacci numbers:

$$N_n^{\alpha} = \sum_{j=1}^n A_j F_{2(n-j)+1}$$
(2)

$$N_n^\beta = \sum_{j=1}^n A_j F_{2(n-j)+2}$$
(3)

where $A_j \in \{0, 1, 2\}$. It has been shown in [9], [10] that the representations (2) and (3) are unique if any two consecutive 2s are separated by at least one 0. Each of these representations is referred hereinafter to as "original code". For n = 1, 2 the original codes of $N_n^{\alpha} = 1 \dots 5$ and $N_n^{\beta} = 1 \dots 8$ are given in Table II.



Га	able II: Original codes for $N = 1 \dots 8$											
	M	F_5	F_3	F_1	F_6	F_4	F_2					
	11	5	2	1	8	3	1					
	1	0	0	1	0	0	1					
	2	0	1	0	0	0	2					
	3	0	1	1	0	1	0					
	4	0	1	2	0	1	1					
	5	1	0	0	0	1	2					
	6	1	0	1	0	2	0					
	7	1	1	0	0	2	1					
	8	1	1	1	1	0	0					

Let us consider an addition of two digits in the original code. Substituting k = i + 1 into (1), we can write:

$$F_k = F_{k+2} - F_{k+1} \quad \text{and} \quad 2F_k = F_{k+1} + F_{k-2} \tag{4}$$

Summing these two expressions, we obtain:

$$3F_{k} = F_{k+2} + F_{k-2}$$

$$4F_{k} = F_{k+2} + F_{k} + F_{k-2}$$
(5)

The indices $k \pm 2$ in (5) mean that adding 2 to $A_j > 0$ gives two carries, one position to the left and to the right. For $A_j=1$ the sum is equal to 0, and for $A_j=2$ it is 1.

For a resolution n we define Signed Ternary Fibonacci (STF) representations for fractions $M_n^{\alpha} \in [0,1]$ and $M_n^{\beta} \in [0,1]$ as:

$$M_n^{\alpha} = A_0 + \sum_{j=1}^n A_j \frac{F_{2(n-j)+1}}{F_{2n+1}}$$
(6)

$$M_n^{\beta} = A_0 + \sum_{j=1}^n A_j \frac{F_{2(n-j)+2}}{F_{2n+2}}$$
(7)

where $A_0 \in \{0, 1\}$ and $A_j \in \{0, \pm 1, \pm 2\}$. Since A_j takes the negative values, both of the STF representations have high redundancy. The original codes for M_n^{α} and M_n^{β} correspond to those for N_n^{α} and N_n^{β} . Considering this correspondence, we will write hereinafter just "original code" of M.

<u>A rule for spawning the STF codes</u>: Add 2 to any $A_j > 0$ in the original code of $M \ge 1/2$. This will give either 0 or 1 and two carries. To keep the value of M, subtract 2 from the obtained A_j and spawn thereby a new STF code. The above procedure repeats for all $A_j > 0$ in the original code and for all $A_j > 0$ in each new STF code. For the complementing fraction, 1 - M, multiply all the obtained STF codes of M by -1 and add 1 to every A_0 .

Corollary 1: For a resolution n, the minimum number of STF codes is n+1. This is because each $A_j>0$ in the original code gives a new STF code and two carries. These carries propagate, such that each 0 in the original code is turned to $A_j>0$, which is also operated on to spawn a new STF code.

<u>Corollary 2:</u> Each $A_j > 0$ (j > 0) in the STF code gives at least one $A_j < 0$ in the same position j of another STF code. This is because the spawning rule involves subtracting 2 from $A_j < 2$. Fig. 3 shows how the first STF code for $M_2^{\alpha} = 4/5$ and for $M_2^{\beta} = 7/8$ is spawned from the corresponding original code. Since $F_{-1} = F_1 = 1$, the LSB overflow in the case of odd indices (M_n^{α}) means that we just need to add 1 to the LSB digit. In the case of even indices (M_n^{β}) this overflow is disregarded, since $F_0 = 0$. For n = 1 the STF codes are given in Table III and coincide with the corresponding GFN codes.

1	$^{2}/_{5}$	$^{1}/_{5}$	$\frac{1}{5}$	1	$^{3}/_{8}$	$^{1}/_{8}$	Та	ble III	: The	STF co	odes fo	$r M_1^{\alpha}$	and M
0 _+	1	2	0	0	2	1		M_1^{β} =	= 1/3	M_1^{α} =	=1/2	M_1^{β} =	=2/3
- -	0	2	1		0	2		A_0	A_1	A_0	A_1	A_0	A_1
$+^{0}$	2	1 _2		$+^{1}$	0	1 _2		1	-2	0	1	0	2
0	2	0		1	0	-1		0	1	1	-1	1	-1
Ũ	_(a	ı)		- (b)	-							

Fig. 3: Spawning a first STF code for $M_2^{\alpha} = 4/5$ (a) and for $M_2^{\beta} = 7/8$ (b).

For n = 2 the STF codes are given separately for the case of odd and even indices in Table IV and Table V respectively.

Table IV: The STF codes for all the conversion ratios M_2^{α}

140	1011	. 1110	011	couc	, 101 0	in the	00110	010101	I I uu	00 101	2.		
$M_{\rm c}$	$\alpha_2 = 1$	/5	$M_{\rm c}$	$\alpha_2 = 2$	/5	M_{2}	$\alpha_2 = 3$	$=3/5$ $M_2^{lpha}=4/5$					
A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2		
1	-1	-2	1	-1	-1	0	1	1	0	1	2		
1	-2	0	1	-2	1	0	2	-1	0	2	0		
0	1	-1	0	1	0	1	-1	0	1	-1	1		
0	0	1	0	2	-2	1	-2	2	1	0	-1		
			0	0	2	1	0	-2					

III. TRANSLATING STF CODES TO SCC TOPOLOGIES

The rules for translation the STF codes to SCC topologies are a particular case of the corresponding rules for the GFN based SCCs [3], [7]. Let us have a voltage source V_{in} , a set of 2n flying capacitors and an output capacitor, C_o , connected in parallel with a load R_o . The flying capacitors are divided into n groups of two capacitors $C_{j,1}$ and $C_{j,2}$ in each group j. For a given M, the interconnections of V_{in} , $C_{j,1,2}$ and C_o are carried out according to the following rules:

- 1) If $A_0 = 1$ then V_{in} is connected.
- 2) If $A_0 = 0$ then V_{in} is disconnected.

3) If $A_j = -2$ then $C_{j,1}$ and $C_{j,2}$ are connected in series with the same polarity and charged.

4) If $A_j = -1$ then $C_{j,1}$ and $C_{j,2}$ are connected in parallel and charged.

5) If $A_j = 0$ then $C_{j,1}$ and $C_{j,2}$ are disconnected.

6) If $A_j = 1$ then $C_{j,1}$ and $C_{j,2}$ are connected in parallel and discharged.

7) If $A_j = 2$ then $C_{j,1}$ and $C_{j,2}$ are connected in series with the same polarity and discharged

Let us assume that in steady-state all the capacitors in the SCC topologies of Fig. 4 are charged to constant, but unknown voltages $V_1 = V_{1.1} = V_{1.2}$, $V_2 = V_{2.1} = V_{2.2}$ and V_o .

Table V: The STF codes for all the conversion ratios M_2^{β} .

1 401	ςν.	inc 5	11.0	Jues	or an	une e	Unve	151011	Tatios	2^{-1}	•										
M	${}_{2}^{\beta} = 1$	/8	M	$\frac{\beta}{2} = 2$	2/8	M	$\frac{\beta}{2} = 3$	8/8	$M_2^{\beta} = 4/8$ $M_2^{\beta} = 5/8$ $M_2^{\beta} = 5/8$				$M_2^{\beta} = 5/8$			$M_2^{\beta} \!=\! 6/8$			$M_2^{\beta} = 7/8$		
A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	A_0	A_1	A_2	
1	-2	-1	1	-2	0	1	-1	-2	0	1	1	0	1	2	0	2	0	0	2	1	
0	0	1	0	1	-1	1	-2	1	0	2	-2	0	2	-1	1	-1	1	1	0	-1	
0	1	-2	0	0	2	0	1	0	1	-1	-1	1	-1	0	1	0	-2	1	-1	2	
									1	-2	2										



conversion ratio $M_2^{\alpha} = 4/5$.

To find these voltages we apply Kirchhoff's Voltage Law (KVL) to each topology, which leads to the following system of four linear equations:

$$\begin{pmatrix} 1 & 2 & -1 \\ 2 & 0 & -1 \\ -1 & 1 & -1 \\ 0 & -1 & -1 \end{pmatrix} \times \begin{pmatrix} V_1 \\ V_2 \\ V_o \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \\ -1 \\ -1 \end{pmatrix} V_{in}$$
(8)

Solving this system, we obtain: $V_1 = (2/5)V_{in}$, $V_2 = (1/5)V_{in}$, $V_o = (4/5)V_{in}$. It is evident that (8) is overdetermined. We can eliminate the redundant equations and rewrite (8) as:

$$\begin{pmatrix} 1 & 0 & 1 & 1 & -1 \\ 1 & -1 & 0 & 0 & 0 \\ -1 & 0 & 1 & 0 & -1 \\ 0 & 0 & 1 & -1 & 0 \\ 0 & 0 & -1 & 0 & -1 \end{pmatrix} \times \begin{pmatrix} V_{1,1} \\ V_{1,2} \\ V_{2,1} \\ V_{2,2} \\ V_o \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \\ -1 \\ 0 \\ -1 \end{pmatrix} V_{in}$$
(9)

Strictly speaking, it is necessary to prove that for any resolution n the KVL system composed of the SFT codes has a unique solution. Corollaries 1 and 2 are just a step towards this proof.

IV. TWO-DIMENSIONAL (2D) ARRAY OF SWITCHES

In the topologies of the ternary Fibonacci SCC each group of the capacitors needs to change the connection polarity or be disconnected $\{0, \pm 1\}$. In turn, the capacitors within each group need to have two types of connections $\{1, 2\}$. The 1D array of switches considered in [3], [5], [7], [11] provides all the above connections and is shown in Fig. 5. The disadvantages of this array are that the capacitors cannot be connected directly to the input and output and cannot be connected directly one to each other. Let all the switches in Fig. 5 have the same on-resistance, then topology \Im in Fig. 4 will look as shown in Fig. 6.



Fig. 6: Topology 3 in Fig. 4 obtained using the 1D array in Fig. 5.



Fig. 7: The proposed 2D array of switches used to obtain the SFT topologies.



Fig. 8: Topology 3 in Fig. 4 obtained using the 2D array in Fig. 7.

It is evident that the output current in Fig. 6 can be increased by adding the resistors (e.g. between $C_{1.1}$ and $C_{2.2}$). In the situation we have, the currents through some resistors will differ. This implies that some switches in Fig. 5 will heat differently. The currents can be equalized by setting different values of on-resistances. However, such a procedure will be complicated and not effective, since the topologies for each Mmay differ dramatically. The problem of direct connection to the input and output arises when the SCC operates with low resolution. Let us suppose that $C_{2.1}$ and $C_{2.2}$ in Fig. 6 are not used and we want to connect minus of $C_{1.2}$ to the output. For this, we need three switches in the 1D array in Fig. 5. They are connected in series, such that their resistances are summed up that increases R_{eq} , and consequently, increases the losses.

To connect each of the capacitors to the input and output, we can add the corresponding switches into the 1D array in Fig. 5. However, in the case of maximum resolution (Fig. 6) these switches are not used and therefore cannot increase the output current. Thus, we need to use a separate 1D array for each group of capacitors that leads us to the 2D array shown in Fig. 7. This array comprises 4 switches in each row and in each column plus 4 switches for each capacitor. Fig. 8 shows how the 2D array introduces 3 additional resistors into the circuit in Fig. 6.

V. SIMULATION RESULTS

The proposed SCC has been simulated in PSIM 9.1 using the 2D array shown in Fig. 7. It comprises 32 bidirectional switches with an on-resistance of 1.2 Ω . Each $C_{j,1,2} = 4.7 \mu F$, $V_{in} = 8$ V, and the time slot allotted for each topology $t = 5 \mu s$. Since R_{eq} is defined for the average (DC) output current, I_{av} , it is evident from the SCC equivalent circuit in Fig. 1 that

$$R_{eq} = \frac{MV_{in} - V_o}{I_{av}} \quad \text{and} \quad \eta = \frac{R_o}{R_{eq} + R_o} \tag{10}$$

To measure I_{av} , we use the examination circuit presented in Fig. 9, where $V_o = 0.95 M V_{in}$. First the SCC reaches steady state, and then I_{av} is read. The efficiency, η , was calculated for $R_o = 100\Omega$. The values of R_{eq} and η are given in Table VI.



Fig. 9: Examination circuit for the SCC.

The steady-state output current, I_o , is presented in Fig. 10 for $M_2^{\alpha} = 4/5$ and in Fig. 11 for $M_1^{\alpha} = 1/2$ and $M_2^{\beta} = 4/8$.

	M	I_{av}, mA	R_{eq}, Ω	$\eta,\%$
	¹ / ₈ , ⁷ / ₈	153.25	2.284	97.77
	$1/_5, 4/_5$	144.81	2.210	97.84
ĺ	1/4, 3/4	120.36	2.493	97.57
ĺ	1/3, 2/3	170.29	1.566	98.46
ĺ	³ / ₈ , ⁵ / ₈	109.39	2.285	97.77
ĺ	$^{2}/_{5}, ^{3}/_{5}$	104.93	2.287	97.76
	⁴ / ₈	69.886	2.862	97.22
Ì	$\frac{1}{2}$	195.15	1.025	98.99



 $M_2^{\alpha} = 4/5$ shown in Fig. 4.



Fig. 11: The steady-state output current. Upper trace: in the 2 topologies of $M_1^{\alpha} = 1/2$. Bottom trace: in the 4 topologies of $M_2^{\beta} = 4/8$.

VI. CONCLUSIONS

Based on the numeral systems using the Fibonacci numbers with odd and even indices, two new STF representations have been proposed. The fact that these representations are redundant means that the SCC control needs to be multiphase. To obtain the STF codes, an iterative rule is used. The corollaries of this rule provide necessary (but not sufficient) condition for correct operation of the proposed SCCs. To increase the output current, the 2D array of switches has been developed. This array can also be used to obtain the conversion ratios available in the GFN based SCCs. In case if the 1D class of SCCs is not considered, the proposed SCC with 4 flying capacitors allows one to obtain 22 conversion ratios. Among them 17 are available, but have never been realized in the GFN based SCC. These 17 conversion ratios include 7 that have been obtained using the proposed method. Additional 4 conversion ratios, namely $\{\frac{1}{8}, \frac{3}{8}, \frac{5}{8}, \frac{7}{8}\}$, were first introduced in this paper.

The efficiency of the proposed SCC in the simulations for each conversion ratio at $R_o = 100\Omega$ is above 97%. As evident from Table VI and Fig. 11, for the same $M_1^{\alpha} = M_2^{\beta} = 1/2$ we have different values of R_{eq} and different form of the output voltage ripple. This feature is useful if one needs to regulate V_o in the intervals between the conversion ratios. In general case, the regulation is done by frequency or/and duty cycle control, but at the expense of increased losses and consequently, a lower efficiency. The ripple of the output current can be reduced by switching the topologies forward and backward [11]. It would be interesting to realize the 2D array of switches on-chip, that is to develop further the idea of field programmable array [12]. The proposed SCCs can be considered as an analog computer that uses an iterative method to solve the systems of linear equations.

ACKNOWLEDGMENT

This research was partly supported by EPSRC, grants SAVVIE (EP/K012908/1) and A4A (EP/L025507/1).

REFERENCES

- M. Evzelman and S. Ben-Yaakov, "The effect of switching transitions on switched capacitor converters losses," in *IEEE Convention of Electrical and Electronics Engineers in Israel*, 2012.
- [2] Y. Ye and K. W. E. Cheng, "Analysis and optimization of switched capacitor power conversion circuits with parasitic resistances and inductances," *IEEE Transactions on Power Electronics*, vol. 32, no. 3, pp. 2018-2028, 2017.
- [3] S. Ben-Yaakov and A. Kushnerov, "Algebraic foundation of selfadjusting switched capacitor converters," in *IEEE Energy Conversion Congress and Expo. (ECCE)*, 2009.
- [4] S. Bang, A. Wang, B. Giridhar, D. Blaauw and D. Sylvester, "A fully integrated successive-approximation switched-capacitor DC-DC converter with 31mV output voltage resolution," in *IEEE Int. Solid-State Circuits Conference*, 2013.
- [5] A. Kushnerov and S. Ben-Yaakov, "Unified algebraic synthesis of generalised Fibonacci switched capacitor converters," *IET Power Electronics*, vol. 7, no. 3, pp. 540-544, 2014.
- [6] Y. Beck and S. Singer, "Capacitive matrix converters," in *IEEE Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2008.
- [7] A. Kushnerov, High-efficiency self-adjusting switched capacitor DC-DC converter with binary resolution, M.Sc. thesis, Ben-Gurion University of the Negev, 2009, p. 115.
- [8] L. G. Salem and P. P. Mercier, "A 45-ratio recursively sliced series-parallel switched-capacitor DC-DC converter achieving 86% efficiency," in *IEEE Custom Integrated Circuits Conference*, 2014.
- [9] A. S. Fraenkel, "Systems of numeration," *Amer. Math. Monthly*, vol. 92, no. 2, pp. 105-114, 1985.
- [10] S. T. Klein, "Combinatorial representation of generalized Fibonacci numbers," *Fibonacci Quarterly*, vol. 29, no. 2, pp. 124-131, 1991.
- [11] A. Kushnerov and A. Yakovlev, "A least squares method applied to multiphase switched capacitor converters," in *IEEE European Conference on Circuit Theory and Design (ECCTD)*, 2015.
- [12] H. Martínez and J. Cosp, "Field programmable switched capacitor voltage converter," in *IEEE Int. Midwest Symposium on Circuits* and Systems (MWSCAS), 2012.