Open-loop all-digital delay line with on-chip calibration via self-equalizing delays | IEEE Conference Publication | IEEE Xplore