PARAGON: a new package for gate matrix layout synthesis | IEEE Conference Publication | IEEE Xplore