An architecture for synthesis of testable finite state machines | IEEE Conference Publication | IEEE Xplore