From behavioral description to systolic array based architectures | IEEE Conference Publication | IEEE Xplore