Synthesis of delay-verifiable two-level circuits | IEEE Conference Publication | IEEE Xplore