Bug identification of a real chip design by symbolic model checking | IEEE Conference Publication | IEEE Xplore