High-level synthesis of gracefully degradable ASICs | IEEE Conference Publication | IEEE Xplore