A balanced-mesh clock routing technique using circuit partitioning | IEEE Conference Publication | IEEE Xplore