PALACE: A parallel and hierarchical layout analyzer and circuit extractor | IEEE Conference Publication | IEEE Xplore