Resynthesis of combinational circuits for path count reduction and for path delay fault testability | IEEE Conference Publication | IEEE Xplore