Design for testability of gated-clock FSMs | IEEE Conference Publication | IEEE Xplore