Architectural exploration and optimization for counter based hardware address generation | IEEE Conference Publication | IEEE Xplore