Multi-layer chip-level global routing using an efficient graph-based Steiner tree heuristic | IEEE Conference Publication | IEEE Xplore