A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs | IEEE Conference Publication | IEEE Xplore