Testability of 2-level AND/EXOR circuits | IEEE Conference Publication | IEEE Xplore