FPGA based design of a novel enhanced error detection and correction technique | IEEE Conference Publication | IEEE Xplore