System-level memory modeling for bus-based memory architecture exploration | IEEE Conference Publication | IEEE Xplore