High performance signed-digit decimal adders | IEEE Conference Publication | IEEE Xplore