Ultra-low power and high speed design and implementation of AES and SHA1 hardware cores in 65 nanometer CMOS technology | IEEE Conference Publication | IEEE Xplore