A Simulator For Reconfigurable Massively Parallel Architectures | IEEE Conference Publication | IEEE Xplore