Design and implementation of the control structure of the PAPRICA-3 processor | IEEE Conference Publication | IEEE Xplore