Parallel graph reduction with the PACE architecture | IEEE Conference Publication | IEEE Xplore