Parallel simulation in rewriting logic: some observations | IEEE Conference Publication | IEEE Xplore