Loading [a11y]/accessibility-menu.js
Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS | IEEE Conference Publication | IEEE Xplore

Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS


Abstract:

This paper evaluates the static noise margin (SNM) of 6T SRAM bitcells operating in sub-threshold. We analyze the dependence of SNM during both hold and read modes on sup...Show More

Abstract:

This paper evaluates the static noise margin (SNM) of 6T SRAM bitcells operating in sub-threshold. We analyze the dependence of SNM during both hold and read modes on supply voltage, temperature, transistor sizes, local transistor mismatch due to random doping variation, and global process variation in a commercial 65nm technology. We analyze the statistical distribution of SNM with process variation and provide a model for the tail of the PDF that dominates SNM failures.
Date of Conference: 12-16 September 2005
Date Added to IEEE Xplore: 05 December 2005
Print ISBN:0-7803-9205-1
Print ISSN: 1930-8833
Conference Location: Grenoble, France

References

References is not available for this document.