Optimization of device dimensions for high-performance low-power architecture blocks | IEEE Conference Publication | IEEE Xplore