Low voltage sensing techniques and secondary design issues for sub-90nm caches | IEEE Conference Publication | IEEE Xplore