A simple design methodology for increased ESD robustness of CMOS core cells | IEEE Conference Publication | IEEE Xplore