Rigorous extraction of process variations for 65nm CMOS design | IEEE Conference Publication | IEEE Xplore