Gate bias circuit for an SCCMOS power switch achieving maximum leakage reduction | IEEE Conference Publication | IEEE Xplore