An 11.75-Gb/s combined decision feedback equalizer and clock data recovery circuit in 0.18-μm CMOS | IEEE Conference Publication | IEEE Xplore