A 5.2Gb/p/s GDDR5 SDRAM with CML clock distribution network | IEEE Conference Publication | IEEE Xplore