Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs | IEEE Conference Publication | IEEE Xplore