A 2.5GHz, 6.9mW ΔΣ modulator with standard cell design in 45nm-LP CMOS using time-interleaving | IEEE Conference Publication | IEEE Xplore