Area and latency optimized high-throughput Min-Sum based LDPC decoder architectures | IEEE Conference Publication | IEEE Xplore