Designing ultra-low voltage PLL Using a bulk-driven technique | IEEE Conference Publication | IEEE Xplore