A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs | IEEE Conference Publication | IEEE Xplore