Dual-VT 4kb sub-VT memories with <1 pW/bit leakage in 65 nm CMOS | IEEE Conference Publication | IEEE Xplore