A 9.1–12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction | IEEE Conference Publication | IEEE Xplore