A DDR3/4 memory link TX supporting 24–40 Ω, 0.8–1.6 V, 0.8–5.0 Gb/s with slew rate control and thin oxide output stages in 22-nm CMOS SOI | IEEE Conference Publication | IEEE Xplore