A 35 fJ/bit-access sub-VT memory using a dual-bit area-optimized standard-cell in 65 nm CMOS | IEEE Conference Publication | IEEE Xplore