A BIST structure for the evaluation of the MOSFET gate dielectric interface state density in post-processed CMOS chips | IEEE Conference Publication | IEEE Xplore