A 55fJ/conv-step hybrid SAR-VCO ΔΣ capacitance-to-digital converter in 40nm CMOS | IEEE Conference Publication | IEEE Xplore