Performance limit of parallel electric field tunnel FET and improvement by modified gate and channel configurations | IEEE Conference Publication | IEEE Xplore