STI and eSiGe source/drain epitaxy induced stress modeling in 28 nm technology with replacement gate (RMG) process | IEEE Conference Publication | IEEE Xplore