SPICE modeling in Verilog-A: Successes and challenges: Invited paper | IEEE Conference Publication | IEEE Xplore