

# Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology

Asma Chabane, Mridula Prathapan, Peter Mueller, Eunjung Cha, Pier Andrea Francese, Marcel Kossel, Thomas Morf and Cezar Zota

IBM Research GmbH, Saumerstrasse 4, Ruschlikon 8803, Switzerland, e-mail: zot@zurich.ibm.com

**Abstract**—In this work, we report characterization and modeling of 14 nm bulk FinFET technology from room-temperature down to 4.6 K. A cryogenic device model is used which shows excellent fit to measured data and can accurately predict the performance of the devices at low temperatures. The nMOS device showed saturated subthreshold swing of 20 mV/decade,  $V_T$  shift of 80 mV and  $g_m$  enhancement of 30%, all at 4.6 K. These results show that a tailored cryogenic FinFET technology, i.e. one accounting for the change in  $V_T$  and SS, could achieve a sharp reduction of dissipated power by reducing the drive bias. Such technology could have strong impact e.g. in quantum computing, by enabling integration of dense advanced cryogenic ICs inside the cryostat.

**Keywords**— cryogenic, subthreshold swing, 14-nm FinFET, compact modeling, quantum computing

## I. INTRODUCTION

Quantum computing has seen rapid progress in the last few years and there are now roadmaps for quantum systems with over 1000 qubits within the next few years [1]–[3]. Quantum computers today rely on standard high-frequency electronics, such as AWGs and ADCs, and coaxial cables for the control and readout of the qubit processor [4]. Due to cost and complexity, scaling this type of system, i.e. increasing the number of qubits, beyond the few thousands may be challenging. The idea of integrating tailored cryogenic ICs in the cryostat to replace the standard room-temperature equipment has gained increased attention [5]. The quantum architecture benefits in this case from reduced cost and reduced need for cables. So far, dedicated qubit control signal generation ICs at 3-4 K have received the majority of attention [6], [7]. This is in part due to that the control path is less scalable than the readout path, as frequency domain multiplexing is less straightforward and the control equipment costs are higher. Realizing such cryogenic tailored ICs to support dense quantum systems is challenging in part due to the low available cooling power inside the cryostat. Demonstrations today have shown power dissipation of ICs in the range of a few mW per qubit [8]. With a few Watts of available power at 3 K, this places a limit on the number of qubits that can be supported with such electronics. To enable cryogenic ICs with even lower operating power, leveraging the unique features of the cryogenic operation of CMOS transistors is a promising approach [9]. These features include steeper turn on/off characteristics, i.e. lower subthreshold swing (SS), reduced off-current,  $I_{OFF}$  and enhanced mobility and on-current,  $I_{ON}$ . However, there is also a significant threshold voltage,  $|V_T|$ , increase, meaning that standard CMOS technologies exhibit lower currents at cryogenic temperatures at fixed bias, and the steeper SS

effectively is not leveraged. To enable a cryogenic device technology with superior performance, transistors with either extremely large  $|V_T|$ , or  $V_T$  tuning using a body bias are likely required. In either case, enhanced understanding of the properties of CMOS at cryogenic temperature is needed. Efforts on cryogenic CMOS characterization and modeling, towards a cryogenic PDK as well as tailored device technologies, have so far focused on FDSOI or planar devices, while state-of-the-art FinFET technologies have remained relatively unexplored.

In this work, we characterize and model the operation of commercial 14 nm bulk FinFET CMOS technology down to 4.6 K ambient temperature. We examine the impact of cryogenic operation on key transistor metrics and show that cryogenic properties can be accurately modeled using analytical device models. We report the  $I_{ON}$  at fixed  $I_{OFF}$  and  $V_{DD}$  at 4.6 K and show that given sufficiently large  $V_T$ , a tailored cryogenic FinFET technology could achieve  $>4$  times larger  $I_{ON}$  than at room temperature, or correspondingly, a strong reduction of dissipated power.

## II. CRYOGENIC MODEL

In this work, two cryogenic device models recently proposed in [1] have been used, one for the drain current and another for the subthreshold swing, both valid down to cryogenic temperatures. The drain current model relies on the Kubo-Greenwood formalism, which expresses the conductivity as:

$$\sigma = \int_{E_c}^{+\infty} \sigma(E) \left( -\frac{\partial f}{\partial E} \right) dE$$

With  $E_c$ , the conductivity band energy and  $f(E)$  the Fermi-Dirac statistic, which describes the distribution of particles over energy states:

$$f(E) = \frac{1}{1 + e^{\frac{E-E_f}{kT}}}$$

The conductivity function  $\sigma(E)$  can be calculated using the mobility [3][1]:

$$\mu(E) = \frac{1}{qN(E)} \frac{d\sigma(E)}{dE}$$

Where  $N(E) = N_{2D} / (1 + \exp(-E/\Delta E))$ , is the energy density of states and  $\Delta E$  the band tail extension. We assume that, at fixed temperature, T, the mobility is constant over E. The FinFETs devices being large enough, we consider a 2D density of states, and we express the energy density of states with an exponential band-tail [1], which leads to:

$$\sigma(E) = q \cdot \mu_0 \cdot N_{2D} \cdot \Delta E \cdot \ln \left( 1 + e^{\frac{E}{\Delta E}} \right)$$

It should be noted that the conductivity quickly becomes negligible below the conduction band edge. We assume that




Figure 1: (a) and (b) show the Fermi-Dirac functions and conductivity for nMOS, at  $V_D = 0.4$  and  $0.8$  V,  $V_G = 0.1$  and  $0.8$  V, respectively for  $4.6$  and  $300$  K. (c), (d) show output characteristics of  $14\text{nm}$  FinFET technology nMOS,  $W = 75$  nm and pMOS,  $W = 76$  nm, obtained at  $|V_{GS}| = 0.2, 0.4, 0.6, 0.8$  and  $1$  V at  $300$  K. (e) and (f) show the same devices measured at  $4.6$  K. Solid traces show the modeled values.

the voltage varies gradually along the channel from the drain to the source, thus the drain current is constant (i.e. the gradual channel approximation) and can be expressed as :

$$I = W \cdot \sigma(E_f) \cdot \left(\frac{dE_f}{dx}\right) \cdot \frac{1}{q} [1].$$

After integration over  $x$ , between the source and drain, the following formula is obtained :

$$I = \frac{W}{qL} \int_{-e}^{+e} \sigma(E) (f(E_{fS}) - f(E_{fD})) dE$$

where  $E_{fS}$  and  $E_{fD}$  respectively denote the Fermi levels at the source and drain, with  $E_{fD} = E_{fS} - qV_{ds}$ .

When a drain voltage is applied, equilibrium is broken by lowering of the band energies on the drain side. This impacts the range of integration of the first integral as it modifies the Fermi level at the drain side. The gate voltage instead affects the conductivity function. At low gate voltage, the potential barrier between the source and the channel is high, so there is no electron flow, and the transistor is in the off state. At higher gate voltage, the barrier is lowered and electrons can flow through the channel. This results in a shift of the energy considered in the conductivity,  $\sigma(E - qV_G)$ . The function used in the integrand can be seen in Fig. 1 (a) and (b), respectively at  $4.6$  and  $300$  K, at different biasing points. In addition, a correction due to the parasitic access resistance between the source and the drain,  $R_{DS}$ , has been included in the model by correcting for the change of drain bias  $V_D - R_{DS}I_0$  using self-consistent calculations.  $R_{DS}$  includes the resistance from the metal wiring and vias.

Several temperature dependent parameters are used in this model. At low temperature, the Fermi potential increases [4] and we observe a mobility increase due to the phonon scattering, which becomes negligible [10]. For each temperature ( $4.6, 100, 200$  and  $300$  K), mobility, Fermi level, band-tail extension and  $R_{DS}$  have been fitted to the measurements. The integration of the drain current has been performed only around the Fermi level as the integrand rapidly decreases when moving away from  $E_f$ .

At low temperatures, the subthreshold swing (SS) approaches a constant value, the saturated SS. This effect is considered to be related to the band-tail extension [4]. The

band-tail extension corresponds to localized electronic states existing near conduction and valence band edges. Its influence on SS is modeled with the saturation temperature parameter,  $T_s$ , which depends on the technology used.  $T_s$  indicates the transition between the linear region, where the band-tail extension can be neglected and the saturation region, where it dominates the density of states and makes SS higher than its theoretical limit. [4][1]. While an explicit relation between band-tail and saturation temperature exists,  $\Delta E = kT_s$ , an increasing band-tail extension has been necessary to fit measurement data at higher temperatures [1]. Another important parameter for the fitting is  $\alpha$ , as shown in the analytical expression of SS(T):

$$SS(T) = \frac{kT}{q} \frac{C_{ox} + C_d + C_{it}}{C_{ox}} \left( 1 + \alpha \ln(1 + \exp\left(\frac{T - T_s}{\alpha T_s}\right)) \right)$$

where  $C_{ox}$ ,  $C_d$ , and  $C_{it}$  are respectively, the gate oxide capacitance, the depletion capacitance and the interface trap capacitance. The latter two being unknown, we considered ratio values around  $1,06$  similar to what is used in [1].

### III. MEASUREMENT SETUP AND TEST CHIP

A  $14$  nm FinFET device test chip was designed for cryogenic characterization. The test devices share source contacts, while drain and gate terminals were wired separately to pads for flexibility and to ensure one shorted device does not prevent measurements of all other FETs. ESD protection was purposely omitted, since such protection structures are large compared to typical FET sizes, which would be used in a low power cryogenic circuit. The leakage and capacitance of the ESD protection circuits could considerably alter the MOSFET device measurements. Even though these FETs can withstand a maximum ESD voltage of only  $3\text{V}$ , experience showed ESD protection is not required for careful wafer measurements. On the other hand, for measurements on packaged devices, ESD damage can become an issue. Cryogenic on-wafer measurements were performed with needle probes in a Janis cryogenic probe station for temperatures between  $300$  K and  $4.6$  K. The probe station was




Figure 2: (a) and (b) show input characteristics of 14nm FinFET technology nMOS,  $W = 75$  nm and pMOS,  $W = 76$  nm, obtained at  $|V_{D}| = 0.4$  V for 300, 200, 100 and 4.6 K. (c) and (d) show subthreshold slope versus temperature for nMOS and pMOS devices, saturating around 20 mV/dec. (e) and (f) show threshold voltage extracted from linear interpolation at peak transconductance.

cooled with liquid helium. Due to the large wiring resistance of approximately 70 Ohms, all measurements were done in Kelvin probe configuration.

#### IV. RESULTS

In this section, we compare the measurement results to the cryogenic device model previously discussed, over a wide range of temperatures, from 300 K down to 4.6 K. Fig. 1(c) and (d) show the  $I_D$ - $V_D$  characteristics of nMOS and pMOS devices, respectively, from  $|V_{D}| = 0.2$  to 1 V, at 300 K. The devices have 2 gate fingers, each with 4 fins with a gated circumference of 76 nm (pMOS) and 75 nm (nMOS) per fin. Device data is normalized to the total gated circumference. Fig. 1(e) and (f) are showing the output characteristics for the same devices at 4.6 K. The model obtains a close fit to the measured data, with a slight deviation at high  $V_{GS}$ . This may be due to e.g. self-heating, surface roughness scattering or other non-ideal effects [11], [12]. Self-heating, in particular, will be pronounced at high-bias/current conditions at low temperature. Self-heating can reach values around 30 K for these types of devices, meaning that a reduction of the drain current relative the model can occur [12]. Generally, the output or characteristics in the on-state remain relatively unchanged at cryogenic temperature. The reason for this is that the reduction of  $I_{DS}$  due to the  $|V_T|$  increase is approximately cancelled out by an increase of the mobility.

Cryogenic operation mainly impacts the off-state performance, as seen in Fig. 2(a) and (b), which show the transfer characteristics for the same devices, at 300, 200, 100 and 4.6 K ambient temperatures and  $|V_{D}| = 0.4$  V. We chose 0.4 V here in order to reduce self-heating. Both devices exhibit an increase of the threshold voltage at lower temperatures, as well as a reduction of SS. The device model is able to accurately capture the off-state characteristics. SS is further shown in Fig. 2(c) and (d), for the nMOS and pMOS devices, respectively, at  $|V_{D}| = 0.6$  V. The figures show the measured data, the modeled values and the theoretical SS limit corresponding to  $k_B T/q$ . The experimental results closely follow the theoretical limit down to 150 K before

starting to saturate. At cryogenic temperatures, the measured SS saturates around 20 mV/decade. This can be explained by an exponential band-tail, which results from intrinsic mechanisms, such as electron-hole interaction, or crystalline periodicity [13]. An additional cause can be the presence of interface traps [11]. The saturation temperature,  $T_S = 85$  K, indicates the temperature at which the measured data significantly deviates from the standard  $k_B T/q$  model. Compared to other results for planar technologies, such as 28 nm FD-SOI, these FinFET devices show similar saturation SS, as well as saturation temperature [14]. While reduction of both these parameters would be beneficial for ultra-low power operation, saturation of SS at a sufficiently low value could be beneficial in order to make device characteristics robust against self-heating effects.

The threshold voltages for the two devices are shown in Fig. 2(e) and (f), measured at  $|V_{D}| = 0.4$  V, using extrapolation from peak transconductance. The  $|V_T|$  increases by around 80 mV for both nMOS and pMOS, which is lower than the 135 to 225 mV Bulk CMOS values, reported in [15]. This difference could be either intrinsic, or due to slight differences in methodology. The peak transconductance for the two devices is shown in Fig. 3(a) at  $|V_{D}| = 0.4$  V. For the nMOS,  $g_m$  increases by 30%, from 1.3 to 1.7 S/mm. For the pMOS,  $g_m$  increases by 17%, from 1.7 to 1.98 S/mm. The increase of  $g_m$  is likely due to the increase of mobility, which is related to the decrease of phonon scattering at low temperatures [16]. As shown, the hole and electron mobilities exhibit different temperature dependencies. Fig. 3(b) shows the transconductance efficiency,  $g_m/I_D$ , at  $V_D = |0.4|$  V. At low temperature, an improvement of 21%, from 4.14 to 5  $V^{-1}$  for nMOS and 13%, from 2.98 to 3.37  $V^{-1}$  for pMOS can be observed. This improvement could lead to power savings at cryogenic temperature, as well as improved high-frequency performance, in particular for low-noise amplifier (LNA) applications, as higher  $g_m/I_{DS}$  yields lower minimum noise temperature in LNAs.

The on-state current,  $I_{ON}$ , has been measured at constant off-state current of  $I_{OFF} = 1$  nA,  $V_D = 0.4$  V, and  $V_{GS} = V_{GS,off} +$




Figure 3: Analog design parameters versus temperature for 14nm FinFET technology nMOS,  $W = 75nm$  (square markers) and pMOS,  $W = 76nm$  (triangle markers), obtained at  $|V_D| = 0.4V$  (a) Peak transconductance (b) Transconductance efficiency (c) on-state current measured at  $I_{OFF} = 1 nA$ .

Technology (at 4 K)	Type	Min. SS mV/dec.	$\Delta V_{th}$ mV	$g_m$ or $I_D$ increase	$I_{ON}$ increase
<b>This work (14 nm FinFET)</b>	<b>nMOS</b>	<b>20</b>	<b>80</b>	<b>30% (0.4 V)</b>	<b>4x (0.4 V)</b>
<b>This work (14 nm FinFET)</b>	<b>pMOS</b>	<b>15</b>	<b>80</b>	<b>17% (0.4 V)</b>	<b>6x (0.4 V)</b>
28 nm bulk CMOS [17]	nMOS	20	160	22 % (0.9 V)	--
28 nm FD-SOI [9]	nMOS	5	160	--	--
40 nm bulk CMOS [18]	nMOS	28	120	13% (1.1 V)	3.5x (0.6 V)
160 nm bulk CMOS [18]	nMOS	23	150	67% (1.8 V)	3x (0.6 V)

Figure 4: comparison table of cryogenically characterized CMOS technologies in literature.

0.4 V, where  $V_{GS,off}$  is the gate bias at  $I_{OFF}$ . Thus, this method accounts for the  $V_T$  shift in the devices. Fig. 3(c) shows a consistent enhancement of  $I_{ON}$  from 300 K to 4.6 K, which is enhanced by a factor 4 for nMOS, going from 60 to 245  $\mu A$  and by a factor 6 for pMOS, from 35 to 214  $\mu A$ . The greater enhancement for the pMOS is due to the steeper SS exhibited by these devices at 4.6 K. While the increase of  $I_{ON}$  at 4.6 K is impressive and could be leveraged for tailored cryogenic CMOS with lower  $V_{DD}$ , the shift in  $V_T$  must be accounted for through design of an ultra-high- $V_T$  technology. In addition, the  $V_T$  variability, must be accounted for and will limit the smallest value of SS that can be leveraged [9].

Fig. 4 shows a comparison table of cryogenically characterized CMOS technologies in literature. This work presents the first characterization of 14 nm FinFETs at 4.6 K. We note that there are some differences in the methodologies used to determine these values between different references. The column “ $g_m$  or  $I_D$  increase” indicates the increase of either  $g_m$  or  $I_D$  at 4 K compared to 300 K, which is an approximate measure of the mobility enhancement. Compared to other technologies, the 14 nm FinFETs exhibit similar saturated SS at cryogenic temperatures, while there are reports of 28 nm FD-SOI technology reaching down to 5 mV/decade.  $I_{ON}$  is here defined as stated above.

## V. CONCLUSIONS

We have characterized and modeled 14 nm bulk FinFET technology down to 4.6 K. A cryogenic device model based on Kubo-Greenwood formalism showed good fits to measured drain currents and subthreshold swings and can be used to accurately predict the performance of 14 nm FinFET technology at cryogenic temperatures. The nMOS device, for instance, showed saturated subthreshold swing of 20 mV/decade at 4.6 K,  $V_T$  shift of 80 mV and  $g_m$  enhancement of 30%. These improvements at low temperatures resulted in an increase of  $I_{ON}$  (at fixed  $I_{OFF}$  and  $V_{DD}$ ) of a factor 4. To leverage these enhanced properties, a tailored cryogenic CMOS technology is required, with low  $V_T$  variability, and

with ultra-high  $V_T$  matching the cryogenic values. The realization of such a technology would enable cryogenic electronics with extremely low power dissipation, that could support quantum computers with very large number of qubits.

## ACKNOWLEDGMENT

This work was partially supported by EU H2020 RIA project SEQUENCE under grant number 871764, and SNF NCCR project SPIN.

## REFERENCES

- [1] J. Gambetta, “IBM’s Roadmap For Scaling Quantum Technology.” <https://www.ibm.com/blogs/research/2020/09/ibm-quantum-roadmap> (accessed Apr. 16, 2021).
- [2] T. D. Ladd, F. Jelezko, R. Laflamme, Y. Nakamura, C. Monroe, and J. L. O’Brien, “Quantum computers,” *Nature*, vol. 464, no. 7285. 2010, doi: 10.1038/nature08812.
- [3] J. Preskill, “Quantum computing in the NISQ era and beyond,” *Quantum*, vol. 2, 2018, doi: 10.22331/q-2018-08-06-79.
- [4] P. Krantz, M. Kjaergaard, F. Yan, T. P. Orlando, S. Gustavsson, and W. D. Oliver, “A quantum engineer’s guide to superconducting qubits,” *Appl. Phys. Rev.*, vol. 6, no. 2, 2019, doi: 10.1063/1.5089550.
- [5] B. Patra *et al.*, “Cryo-CMOS Circuits and Systems for Quantum Computing Applications,” *IEEE J. Solid-State Circuits*, vol. 53, no. 1, 2018, doi: 10.1109/JSSC.2017.2737549.
- [6] S. J. Pauka *et al.*, “A cryogenic CMOS chip for generating control signals for multiple qubits,” *Nat. Electron.*, vol. 4, no. 1, 2021, doi: 10.1038/s41928-020-00528-y.
- [7] X. Xue *et al.*, “CMOS-based cryogenic control of silicon quantum circuits,” *arXiv*. 2020.
- [8] J. C. Bardin *et al.*, “29.1 A 28nm Bulk-CMOS 4-to-8GHz ;2mW Cryogenic Pulse Modulator for Scalable Quantum Computing,” in *Digest of Technical Papers - IEEE International Solid-State Circuits Conference*, 2019, vol. 2019-February, doi: 10.1109/ISSCC.2019.8662480.
- [9] B. C. Paz *et al.*, “Variability Evaluation of 28nm FD-SOI Technology at Cryogenic Temperatures down to 100mK for Quantum Computing,” in *Digest of Technical Papers - Symposium on VLSI Technology*, 2020, vol. 2020-June, doi: 10.1109/VLSITechnology18217.2020.9265034.
- [10] G. Ghibaudo, “Transport in the inversion layer of a mos transistor: Use of kubo-greenwood formalism,” *J. Phys. C Solid State Phys.*, vol. 19, no. 5, 1986, doi: 10.1088/0022-3719/19/5/015.
- [11] A. Beckers, F. Jazaeri, and C. Enz, “Cryogenic MOS Transistor Model,” *IEEE Trans. Electron Devices*, vol. 65, no. 9, 2018, doi: 10.1109/TED.2018.2854701.
- [12] C. Prasad, “A Review of Self-Heating Effects in Advanced CMOS Technologies,” *IEEE Transactions on Electron Devices*, vol. 66, no. 11. 2019, doi: 10.1109/TED.2019.2943744.
- [13] A. Beckers, F. Jazaeri, and C. Enz, “Theoretical Limit of Low Temperature Subthreshold Swing in Field-Effect Transistors,” *IEEE Electron Device Lett.*, vol. 41, no. 2, 2020, doi: 10.1109/LED.2019.2963379.
- [14] A. Beckers *et al.*, “Characterization and modeling of 28-nm FDSOI CMOS technology down to cryogenic temperatures,” *Solid. State. Electron.*, vol. 159, 2019, doi: 10.1016/j.sse.2019.03.033.
- [15] C. Enz, A. Beckers, and F. Jazaeri, “Cryo-CMOS Compact Modeling,” 2021, doi: 10.1109/iedm13553.2020.9371894.
- [16] A. Beckers, F. Jazaeri, A. Grill, S. Narasimhamoorthy, B. Parvais, and C. Enz, “Physical Model of Lowerature to Cryogenic Threshold Voltage in MOSFETs,” *IEEE J. Electron Devices Soc.*, vol. 8, pp. 780–788, 2020, doi: 10.1109/JEDS.2020.2989629.
- [17] A. Beckers, F. Jazaeri, A. Ruffino, C. Bruschi, A. Baschiroto, and C. Enz, “Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing,” 2017, doi: 10.1109/ESSDERC.2017.8066592.
- [18] R. M. Incandela, L. Song, H. Homulle, E. Charbon, A. Vladimirescu, and F. Sebastiano, “Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures,” *IEEE J. Electron Devices Soc.*, vol. 6, 2018, doi: 10.1109/JEDS.2018.2821763.