Different proposals to the multiplication of 3/spl times/3 vision mask in VHDL for FPGA's | IEEE Conference Publication | IEEE Xplore