Design validation of behavioral VHDL descriptions for arbitrary fault models | IEEE Conference Publication | IEEE Xplore